Neural modeling of transistor current-voltage characteristics is explored as a possible solution to the complexity and accuracy problems currently encountered with analytical representations of VLSI devices. The neural modeling methodology is discussed along with first results obtained for a 0.8 pm CMOS process. The drain and substrate current-voltage characteristics of an n-channel MOSFET device are modeled over a drain current range of 10 orders of magnitude, from deep subthreshold to high-current operation.
Introduction
The compact MOSFET models for circuit simulation are customarily built around the parabolic approximation derived in the classical long-channel theory. While this approach is adequate for channel lengths larger than 2 pm, it tends to lead to excessively complicated parameter definitions when modified for submicron devices. Moreover, the good match between models and experimental data reported for particular processes fails to yield similar results on different processes. This explains the quite respectable size of the compact modeling literature, as well as the continuous demand for more accurate modeling coming from circuit designers. To cope with the increasing complexity of the state-of-the-art VLSI scenario, we propose the more pragmatic approach of representing the transistor as a computersimulated neural network, the connection strengths (or weights) of which are computed by training the network on measured or simulated data. The neural networks methodology is essentially used here as a convenient multi-variable, multi-function interpolation tool, rather than as a predictive tool, as usually reported. The basic terminology of neural networks, typed in italics, is assumed to be known, and the readers not yet exposed to it are referred to the introductory book [I] and to the representative selection of the classical neurocomputing papers [2] .
Modeling Methodology with Neural Networks
The principal steps of developing the neural network model of an electronic device are described in the flowchart of Fig. 1 . The training and testing data are obtained from electrical measurements, or from numerical simulations, at a given input parameter matrix. Since neural modeling does not involve any physics-based validation, it is important that the data is checked for sanity by 2-D or 3-D plotting. 
D r a l n V o l t a g e , V D [ V ]
The neural network algorithms assume that the input and output values of the modeled system are scaled to finite linear ranges, such as from -1.0 to +1 .O, that are compatible with the transfer functions of the processing elements (or neurons) involved, and do not cause their saturation. This poses a prime difficulty to neural modeling of semiconductor devices, where the output currents vary by many orders of magnitude. Simple linear presentation of the actual data results, at best, in modeling the two uppermost decades of the output quantities. Conversely, simple logarithmic presentation compresses excessively the upper ranges, losing modeling accuracy there. To cope with this difficulty, adequate normalization functions have to be devised for each output quantity, such that the data are uniformly compressed to a linear range. Following normalization, the training data are fed into the neural simulator, together with the previously determined network type, structure and learning schedules. The neural simulation software repeatedly presents the data to the network and adjusts the connection weights using error minimization algorithms [3]. When a limit or a predetermined error for the output quantities is reached, the connection weights are set to their final values and, if tested satisfactorily, the network is able to model the device. A computer code is automatically generated for the normalized data, which is externally enhanced for denormalization and inclusion of device scaling rules.
The training data used for this study were generated using MINIMOS and VISTA [4], a Technology Computer-Aided Design environment, both from the Technical University of Vienna, using the process characteristics of the company's 0.8pm/5V CMOS process. The goal was t o model the DC characteristics of the drain and substrate currents as functions of the gate and drain voltages, such as to continuously cover the full gate voltage range, from subthreshold to high-current operation (0 to 5 V), and the drain voltage range from zero to incipient avalanche multiplication (0 t o 10 V). The substrate was biased to source potential. 
Neural Network Architecture, Parameters, Results
With the ultimate goal of modeling for VLSI design, the networks considered were extremely simple, in order to minimize the calculation time of circuit simulators. Different network architectures and learning strategies were tried, all of which were of the back-propagation type. The PC1386 version of the Neuralware Professional II/Plus [3] software was chosen, from several commercially available packages, due to its multiple options of neural paradigms and monitoring devices. The best results were obtained with networks having two hidden layers, the typical architecture being
where the transfer function of the processing element is specified in parentheses. The Delta-Rule learning was generally preferred, with data presented sequentially. on the error curve mark the transition points of the learning schedule, where the learning coefficients are changed to avoid processing element saturation. The final value of the linear correlation coeficient of the desired and actual outputs, printed on the vertical axis of the confusion matrix (see Fig. 3 ), is 0.9989. High values of this coefficient, in the range reported here are required for accurate modeling. 
Conclusions
The neural representation is shown to be a practical and universally applicable modeling tool for accurate simulation of submicron VLSI devices. The vast variety of options available for neural modeling, ranging from fundamentally different network architectures and normalization functions, to details of training algorithms and schedules invite further communication exchange.
